![]() |
MAX32675 Peripheral Driver API
Peripheral Driver API for the MAX32675
|
Control Register.
#define MXC_F_AFE_DAC_CTRL_CLOCK_GATE_EN ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_CLOCK_GATE_EN_POS)) |
CTRL_CLOCK_GATE_EN Mask
#define MXC_F_AFE_DAC_CTRL_CLOCK_GATE_EN_POS 29 |
CTRL_CLOCK_GATE_EN Position
#define MXC_F_AFE_DAC_CTRL_CPU_START ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_CPU_START_POS)) |
CTRL_CPU_START Mask
#define MXC_F_AFE_DAC_CTRL_CPU_START_POS 20 |
CTRL_CPU_START Position
#define MXC_F_AFE_DAC_CTRL_FIFO_AE_CNT ((uint32_t)(0xFUL << MXC_F_AFE_DAC_CTRL_FIFO_AE_CNT_POS)) |
CTRL_FIFO_AE_CNT Mask
#define MXC_F_AFE_DAC_CTRL_FIFO_AE_CNT_POS 0 |
CTRL_FIFO_AE_CNT Position
#define MXC_F_AFE_DAC_CTRL_FIFO_AF_CNT ((uint32_t)(0xFUL << MXC_F_AFE_DAC_CTRL_FIFO_AF_CNT_POS)) |
CTRL_FIFO_AF_CNT Mask
#define MXC_F_AFE_DAC_CTRL_FIFO_AF_CNT_POS 12 |
CTRL_FIFO_AF_CNT Position
#define MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_EMPTY ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_EMPTY_POS)) |
CTRL_FIFO_ALMOST_EMPTY Mask
#define MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_EMPTY_POS 7 |
CTRL_FIFO_ALMOST_EMPTY Position
#define MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_FULL ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_FULL_POS)) |
CTRL_FIFO_ALMOST_FULL Mask
#define MXC_F_AFE_DAC_CTRL_FIFO_ALMOST_FULL_POS 5 |
CTRL_FIFO_ALMOST_FULL Position
#define MXC_F_AFE_DAC_CTRL_FIFO_EMPTY ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_FIFO_EMPTY_POS)) |
CTRL_FIFO_EMPTY Mask
#define MXC_F_AFE_DAC_CTRL_FIFO_EMPTY_POS 6 |
CTRL_FIFO_EMPTY Position
#define MXC_F_AFE_DAC_CTRL_INTERP_MODE ((uint32_t)(0x7UL << MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS)) |
CTRL_INTERP_MODE Mask
#define MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS 8 |
CTRL_INTERP_MODE Position
#define MXC_F_AFE_DAC_CTRL_OP_MODE ((uint32_t)(0x3UL << MXC_F_AFE_DAC_CTRL_OP_MODE_POS)) |
CTRL_OP_MODE Mask
#define MXC_F_AFE_DAC_CTRL_OP_MODE_POS 24 |
CTRL_OP_MODE Position
#define MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0 ((uint32_t)(0x3UL << MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS)) |
CTRL_POWER_MODE_1_0 Mask
#define MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS 26 |
CTRL_POWER_MODE_1_0 Position
#define MXC_F_AFE_DAC_CTRL_POWER_MODE_2 ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_POWER_MODE_2_POS)) |
CTRL_POWER_MODE_2 Mask
#define MXC_F_AFE_DAC_CTRL_POWER_MODE_2_POS 30 |
CTRL_POWER_MODE_2 Position
#define MXC_F_AFE_DAC_CTRL_POWER_ON ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_POWER_ON_POS)) |
CTRL_POWER_ON Mask
#define MXC_F_AFE_DAC_CTRL_POWER_ON_POS 28 |
CTRL_POWER_ON Position
#define MXC_F_AFE_DAC_CTRL_RESET ((uint32_t)(0x1UL << MXC_F_AFE_DAC_CTRL_RESET_POS)) |
CTRL_RESET Mask
#define MXC_F_AFE_DAC_CTRL_RESET_POS 31 |
CTRL_RESET Position
#define MXC_F_AFE_DAC_CTRL_START_MODE ((uint32_t)(0x3UL << MXC_F_AFE_DAC_CTRL_START_MODE_POS)) |
CTRL_START_MODE Mask
#define MXC_F_AFE_DAC_CTRL_START_MODE_POS 16 |
CTRL_START_MODE Position
#define MXC_S_AFE_DAC_CTRL_INTERP_MODE_2_TO_1_INTERPOLATION (MXC_V_AFE_DAC_CTRL_INTERP_MODE_2_TO_1_INTERPOLATION << MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS) |
CTRL_INTERP_MODE_2_TO_1_INTERPOLATION Setting
#define MXC_S_AFE_DAC_CTRL_INTERP_MODE_4_TO_1_INTERPOLATION (MXC_V_AFE_DAC_CTRL_INTERP_MODE_4_TO_1_INTERPOLATION << MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS) |
CTRL_INTERP_MODE_4_TO_1_INTERPOLATION Setting
#define MXC_S_AFE_DAC_CTRL_INTERP_MODE_8_TO_1_INTERPOLATION (MXC_V_AFE_DAC_CTRL_INTERP_MODE_8_TO_1_INTERPOLATION << MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS) |
CTRL_INTERP_MODE_8_TO_1_INTERPOLATION Setting
#define MXC_S_AFE_DAC_CTRL_INTERP_MODE_DISABLED (MXC_V_AFE_DAC_CTRL_INTERP_MODE_DISABLED << MXC_F_AFE_DAC_CTRL_INTERP_MODE_POS) |
CTRL_INTERP_MODE_DISABLED Setting
#define MXC_S_AFE_DAC_CTRL_OP_MODE_OUTPUT_ONCE_AT_RATE_CNT (MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_ONCE_AT_RATE_CNT << MXC_F_AFE_DAC_CTRL_OP_MODE_POS) |
CTRL_OP_MODE_OUTPUT_ONCE_AT_RATE_CNT Setting
#define MXC_S_AFE_DAC_CTRL_OP_MODE_OUTPUT_SAMPLE_CNT_AT_RATE_CNT (MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_SAMPLE_CNT_AT_RATE_CNT << MXC_F_AFE_DAC_CTRL_OP_MODE_POS) |
CTRL_OP_MODE_OUTPUT_SAMPLE_CNT_AT_RATE_CNT Setting
#define MXC_S_AFE_DAC_CTRL_OP_MODE_OUTPUT_WHEN_FIFO_AVAIL (MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_WHEN_FIFO_AVAIL << MXC_F_AFE_DAC_CTRL_OP_MODE_POS) |
CTRL_OP_MODE_OUTPUT_WHEN_FIFO_AVAIL Setting
#define MXC_S_AFE_DAC_CTRL_OP_MODE_RESERVED (MXC_V_AFE_DAC_CTRL_OP_MODE_RESERVED << MXC_F_AFE_DAC_CTRL_OP_MODE_POS) |
CTRL_OP_MODE_RESERVED Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL0 (MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL0 << MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS) |
CTRL_POWER_MODE_1_0_POWLVL0 Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL1 (MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL1 << MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS) |
CTRL_POWER_MODE_1_0_POWLVL1 Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL2 (MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL2 << MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS) |
CTRL_POWER_MODE_1_0_POWLVL2 Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL3 (MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL3 << MXC_F_AFE_DAC_CTRL_POWER_MODE_1_0_POS) |
CTRL_POWER_MODE_1_0_POWLVL3 Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_2_POWLVL0_1 (MXC_V_AFE_DAC_CTRL_POWER_MODE_2_POWLVL0_1 << MXC_F_AFE_DAC_CTRL_POWER_MODE_2_POS) |
CTRL_POWER_MODE_2_POWLVL0_1 Setting
#define MXC_S_AFE_DAC_CTRL_POWER_MODE_2_POWLVL2_3 (MXC_V_AFE_DAC_CTRL_POWER_MODE_2_POWLVL2_3 << MXC_F_AFE_DAC_CTRL_POWER_MODE_2_POS) |
CTRL_POWER_MODE_2_POWLVL2_3 Setting
#define MXC_S_AFE_DAC_CTRL_START_MODE_RESERVED (MXC_V_AFE_DAC_CTRL_START_MODE_RESERVED << MXC_F_AFE_DAC_CTRL_START_MODE_POS) |
CTRL_START_MODE_RESERVED Setting
#define MXC_S_AFE_DAC_CTRL_START_MODE_START_ON_ADC_START_STROBE (MXC_V_AFE_DAC_CTRL_START_MODE_START_ON_ADC_START_STROBE << MXC_F_AFE_DAC_CTRL_START_MODE_POS) |
CTRL_START_MODE_START_ON_ADC_START_STROBE Setting
#define MXC_S_AFE_DAC_CTRL_START_MODE_START_WHEN_CPU_START_WRITTEN (MXC_V_AFE_DAC_CTRL_START_MODE_START_WHEN_CPU_START_WRITTEN << MXC_F_AFE_DAC_CTRL_START_MODE_POS) |
CTRL_START_MODE_START_WHEN_CPU_START_WRITTEN Setting
#define MXC_S_AFE_DAC_CTRL_START_MODE_START_WHEN_FIFO_NOT_EMPTY (MXC_V_AFE_DAC_CTRL_START_MODE_START_WHEN_FIFO_NOT_EMPTY << MXC_F_AFE_DAC_CTRL_START_MODE_POS) |
CTRL_START_MODE_START_WHEN_FIFO_NOT_EMPTY Setting
#define MXC_V_AFE_DAC_CTRL_INTERP_MODE_2_TO_1_INTERPOLATION ((uint32_t)0x1UL) |
CTRL_INTERP_MODE_2_TO_1_INTERPOLATION Value
#define MXC_V_AFE_DAC_CTRL_INTERP_MODE_4_TO_1_INTERPOLATION ((uint32_t)0x2UL) |
CTRL_INTERP_MODE_4_TO_1_INTERPOLATION Value
#define MXC_V_AFE_DAC_CTRL_INTERP_MODE_8_TO_1_INTERPOLATION ((uint32_t)0x3UL) |
CTRL_INTERP_MODE_8_TO_1_INTERPOLATION Value
#define MXC_V_AFE_DAC_CTRL_INTERP_MODE_DISABLED ((uint32_t)0x0UL) |
CTRL_INTERP_MODE_DISABLED Value
#define MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_ONCE_AT_RATE_CNT ((uint32_t)0x1UL) |
CTRL_OP_MODE_OUTPUT_ONCE_AT_RATE_CNT Value
#define MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_SAMPLE_CNT_AT_RATE_CNT ((uint32_t)0x3UL) |
CTRL_OP_MODE_OUTPUT_SAMPLE_CNT_AT_RATE_CNT Value
#define MXC_V_AFE_DAC_CTRL_OP_MODE_OUTPUT_WHEN_FIFO_AVAIL ((uint32_t)0x0UL) |
CTRL_OP_MODE_OUTPUT_WHEN_FIFO_AVAIL Value
#define MXC_V_AFE_DAC_CTRL_OP_MODE_RESERVED ((uint32_t)0x2UL) |
CTRL_OP_MODE_RESERVED Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL0 ((uint32_t)0x1UL) |
CTRL_POWER_MODE_1_0_POWLVL0 Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL1 ((uint32_t)0x3UL) |
CTRL_POWER_MODE_1_0_POWLVL1 Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL2 ((uint32_t)0x1UL) |
CTRL_POWER_MODE_1_0_POWLVL2 Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_1_0_POWLVL3 ((uint32_t)0x3UL) |
CTRL_POWER_MODE_1_0_POWLVL3 Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_2_POWLVL0_1 ((uint32_t)0x0UL) |
CTRL_POWER_MODE_2_POWLVL0_1 Value
#define MXC_V_AFE_DAC_CTRL_POWER_MODE_2_POWLVL2_3 ((uint32_t)0x1UL) |
CTRL_POWER_MODE_2_POWLVL2_3 Value
#define MXC_V_AFE_DAC_CTRL_START_MODE_RESERVED ((uint32_t)0x3UL) |
CTRL_START_MODE_RESERVED Value
#define MXC_V_AFE_DAC_CTRL_START_MODE_START_ON_ADC_START_STROBE ((uint32_t)0x1UL) |
CTRL_START_MODE_START_ON_ADC_START_STROBE Value
#define MXC_V_AFE_DAC_CTRL_START_MODE_START_WHEN_CPU_START_WRITTEN ((uint32_t)0x2UL) |
CTRL_START_MODE_START_WHEN_CPU_START_WRITTEN Value
#define MXC_V_AFE_DAC_CTRL_START_MODE_START_WHEN_FIFO_NOT_EMPTY ((uint32_t)0x0UL) |
CTRL_START_MODE_START_WHEN_FIFO_NOT_EMPTY Value