MAX32675 Peripheral Driver API
Peripheral Driver API for the MAX32675
emcc_regs.h
1
6
/* ****************************************************************************
7
* Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.
8
*
9
* Permission is hereby granted, free of charge, to any person obtaining a
10
* copy of this software and associated documentation files (the "Software"),
11
* to deal in the Software without restriction, including without limitation
12
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
13
* and/or sell copies of the Software, and to permit persons to whom the
14
* Software is furnished to do so, subject to the following conditions:
15
*
16
* The above copyright notice and this permission notice shall be included
17
* in all copies or substantial portions of the Software.
18
*
19
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
22
* IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
23
* OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
24
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
25
* OTHER DEALINGS IN THE SOFTWARE.
26
*
27
* Except as contained in this notice, the name of Maxim Integrated
28
* Products, Inc. shall not be used except as stated in the Maxim Integrated
29
* Products, Inc. Branding Policy.
30
*
31
* The mere transfer of this software does not imply any licenses
32
* of trade secrets, proprietary technology, copyrights, patents,
33
* trademarks, maskwork rights, or any other form of intellectual
34
* property whatsoever. Maxim Integrated Products, Inc. retains all
35
* ownership rights.
36
*
37
*
38
*************************************************************************** */
39
40
#ifndef _EMCC_REGS_H_
41
#define _EMCC_REGS_H_
42
43
/* **** Includes **** */
44
#include <stdint.h>
45
46
#ifdef __cplusplus
47
extern
"C"
{
48
#endif
49
50
#if defined (__ICCARM__)
51
#pragma system_include
52
#endif
53
54
#if defined (__CC_ARM)
55
#pragma anon_unions
56
#endif
57
/*
59
If types are not defined elsewhere (CMSIS) define them here
60
*/
61
#ifndef __IO
62
#define __IO volatile
63
#endif
64
#ifndef __I
65
#define __I volatile const
66
#endif
67
#ifndef __O
68
#define __O volatile
69
#endif
70
#ifndef __R
71
#define __R volatile const
72
#endif
73
75
/* **** Definitions **** */
76
88
typedef
struct
{
89
__I uint32_t
cache_id
;
90
__I uint32_t
memcfg
;
91
__R uint32_t rsv_0x8_0xff[62];
92
__IO uint32_t
cache_ctrl
;
93
__R uint32_t rsv_0x104_0x6ff[383];
94
__IO uint32_t
invalidate
;
95
}
mxc_emcc_regs_t
;
96
97
/* Register offsets for module EMCC */
104
#define MXC_R_EMCC_CACHE_ID ((uint32_t)0x00000000UL)
105
#define MXC_R_EMCC_MEMCFG ((uint32_t)0x00000004UL)
106
#define MXC_R_EMCC_CACHE_CTRL ((uint32_t)0x00000100UL)
107
#define MXC_R_EMCC_INVALIDATE ((uint32_t)0x00000700UL)
116
#define MXC_F_EMCC_CACHE_ID_RELNUM_POS 0
117
#define MXC_F_EMCC_CACHE_ID_RELNUM ((uint32_t)(0x3FUL << MXC_F_EMCC_CACHE_ID_RELNUM_POS))
119
#define MXC_F_EMCC_CACHE_ID_PARTNUM_POS 6
120
#define MXC_F_EMCC_CACHE_ID_PARTNUM ((uint32_t)(0xFUL << MXC_F_EMCC_CACHE_ID_PARTNUM_POS))
122
#define MXC_F_EMCC_CACHE_ID_CCHID_POS 10
123
#define MXC_F_EMCC_CACHE_ID_CCHID ((uint32_t)(0x3FUL << MXC_F_EMCC_CACHE_ID_CCHID_POS))
133
#define MXC_F_EMCC_MEMCFG_CCHSZ_POS 0
134
#define MXC_F_EMCC_MEMCFG_CCHSZ ((uint32_t)(0xFFFFUL << MXC_F_EMCC_MEMCFG_CCHSZ_POS))
136
#define MXC_F_EMCC_MEMCFG_MEMSZ_POS 16
137
#define MXC_F_EMCC_MEMCFG_MEMSZ ((uint32_t)(0xFFFFUL << MXC_F_EMCC_MEMCFG_MEMSZ_POS))
147
#define MXC_F_EMCC_CACHE_CTRL_CACHE_EN_POS 0
148
#define MXC_F_EMCC_CACHE_CTRL_CACHE_EN ((uint32_t)(0x1UL << MXC_F_EMCC_CACHE_CTRL_CACHE_EN_POS))
150
#define MXC_F_EMCC_CACHE_CTRL_WRITE_ALLOC_EN_POS 1
151
#define MXC_F_EMCC_CACHE_CTRL_WRITE_ALLOC_EN ((uint32_t)(0x1UL << MXC_F_EMCC_CACHE_CTRL_WRITE_ALLOC_EN_POS))
153
#define MXC_F_EMCC_CACHE_CTRL_CWFST_DIS_POS 2
154
#define MXC_F_EMCC_CACHE_CTRL_CWFST_DIS ((uint32_t)(0x1UL << MXC_F_EMCC_CACHE_CTRL_CWFST_DIS_POS))
156
#define MXC_F_EMCC_CACHE_CTRL_CACHE_RDY_POS 16
157
#define MXC_F_EMCC_CACHE_CTRL_CACHE_RDY ((uint32_t)(0x1UL << MXC_F_EMCC_CACHE_CTRL_CACHE_RDY_POS))
174
#define MXC_F_EMCC_INVALIDATE_IA_POS 0
175
#define MXC_F_EMCC_INVALIDATE_IA ((uint32_t)(0xFFFFFFFFUL << MXC_F_EMCC_INVALIDATE_IA_POS))
179
#ifdef __cplusplus
180
}
181
#endif
182
183
#endif
/* _EMCC_REGS_H_ */
mxc_emcc_regs_t::memcfg
__I uint32_t memcfg
Definition:
emcc_regs.h:90
mxc_emcc_regs_t
Definition:
emcc_regs.h:88
mxc_emcc_regs_t::cache_id
__I uint32_t cache_id
Definition:
emcc_regs.h:89
mxc_emcc_regs_t::invalidate
__IO uint32_t invalidate
Definition:
emcc_regs.h:94
mxc_emcc_regs_t::cache_ctrl
__IO uint32_t cache_ctrl
Definition:
emcc_regs.h:92
CMSIS
Device
Maxim
MAX32675
Include
emcc_regs.h
Generated on Mon Feb 8 2021 11:38:49 for MAX32675 Peripheral Driver API by
1.8.17