![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
Watchdog 0 Protection Register.
#define MXC_F_RPU_WDT0_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_CRYPTOACN_POS)) |
WDT0_CRYPTOACN Mask
#define MXC_F_RPU_WDT0_CRYPTOACN_POS 7 |
WDT0_CRYPTOACN Position
#define MXC_F_RPU_WDT0_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_DMA0ACN_POS)) |
WDT0_DMA0ACN Mask
#define MXC_F_RPU_WDT0_DMA0ACN_POS 0 |
WDT0_DMA0ACN Position
#define MXC_F_RPU_WDT0_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_DMA1ACN_POS)) |
WDT0_DMA1ACN Mask
#define MXC_F_RPU_WDT0_DMA1ACN_POS 1 |
WDT0_DMA1ACN Position
#define MXC_F_RPU_WDT0_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_SDIOACN_POS)) |
WDT0_SDIOACN Mask
#define MXC_F_RPU_WDT0_SDIOACN_POS 8 |
WDT0_SDIOACN Position
#define MXC_F_RPU_WDT0_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_SDMADACN_POS)) |
WDT0_SDMADACN Mask
#define MXC_F_RPU_WDT0_SDMADACN_POS 5 |
WDT0_SDMADACN Position
#define MXC_F_RPU_WDT0_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_SDMAIACN_POS)) |
WDT0_SDMAIACN Mask
#define MXC_F_RPU_WDT0_SDMAIACN_POS 6 |
WDT0_SDMAIACN Position
#define MXC_F_RPU_WDT0_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_SYS0ACN_POS)) |
WDT0_SYS0ACN Mask
#define MXC_F_RPU_WDT0_SYS0ACN_POS 3 |
WDT0_SYS0ACN Position
#define MXC_F_RPU_WDT0_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_SYS1ACN_POS)) |
WDT0_SYS1ACN Mask
#define MXC_F_RPU_WDT0_SYS1ACN_POS 4 |
WDT0_SYS1ACN Position
#define MXC_F_RPU_WDT0_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_WDT0_USBACN_POS)) |
WDT0_USBACN Mask
#define MXC_F_RPU_WDT0_USBACN_POS 2 |
WDT0_USBACN Position