![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
SPI-XIP Master Controller Protection Register.
#define MXC_F_RPU_SPIXFC_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_CRYPTOACN_POS)) |
SPIXFC_CRYPTOACN Mask
#define MXC_F_RPU_SPIXFC_CRYPTOACN_POS 7 |
SPIXFC_CRYPTOACN Position
#define MXC_F_RPU_SPIXFC_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_DMA0ACN_POS)) |
SPIXFC_DMA0ACN Mask
#define MXC_F_RPU_SPIXFC_DMA0ACN_POS 0 |
SPIXFC_DMA0ACN Position
#define MXC_F_RPU_SPIXFC_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_DMA1ACN_POS)) |
SPIXFC_DMA1ACN Mask
#define MXC_F_RPU_SPIXFC_DMA1ACN_POS 1 |
SPIXFC_DMA1ACN Position
#define MXC_F_RPU_SPIXFC_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_SDIOACN_POS)) |
SPIXFC_SDIOACN Mask
#define MXC_F_RPU_SPIXFC_SDIOACN_POS 8 |
SPIXFC_SDIOACN Position
#define MXC_F_RPU_SPIXFC_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_SDMADACN_POS)) |
SPIXFC_SDMADACN Mask
#define MXC_F_RPU_SPIXFC_SDMADACN_POS 5 |
SPIXFC_SDMADACN Position
#define MXC_F_RPU_SPIXFC_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_SDMAIACN_POS)) |
SPIXFC_SDMAIACN Mask
#define MXC_F_RPU_SPIXFC_SDMAIACN_POS 6 |
SPIXFC_SDMAIACN Position
#define MXC_F_RPU_SPIXFC_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_SYS0ACN_POS)) |
SPIXFC_SYS0ACN Mask
#define MXC_F_RPU_SPIXFC_SYS0ACN_POS 3 |
SPIXFC_SYS0ACN Position
#define MXC_F_RPU_SPIXFC_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_SYS1ACN_POS)) |
SPIXFC_SYS1ACN Mask
#define MXC_F_RPU_SPIXFC_SYS1ACN_POS 4 |
SPIXFC_SYS1ACN Position
#define MXC_F_RPU_SPIXFC_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_SPIXFC_USBACN_POS)) |
SPIXFC_USBACN Mask
#define MXC_F_RPU_SPIXFC_USBACN_POS 2 |
SPIXFC_USBACN Position