![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
One Wire Master Protection Register.
#define MXC_F_RPU_OWM_CRYPTOACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_CRYPTOACN_POS)) |
OWM_CRYPTOACN Mask
#define MXC_F_RPU_OWM_CRYPTOACN_POS 7 |
OWM_CRYPTOACN Position
#define MXC_F_RPU_OWM_DMA0ACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_DMA0ACN_POS)) |
OWM_DMA0ACN Mask
#define MXC_F_RPU_OWM_DMA0ACN_POS 0 |
OWM_DMA0ACN Position
#define MXC_F_RPU_OWM_DMA1ACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_DMA1ACN_POS)) |
OWM_DMA1ACN Mask
#define MXC_F_RPU_OWM_DMA1ACN_POS 1 |
OWM_DMA1ACN Position
#define MXC_F_RPU_OWM_SDIOACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_SDIOACN_POS)) |
OWM_SDIOACN Mask
#define MXC_F_RPU_OWM_SDIOACN_POS 8 |
OWM_SDIOACN Position
#define MXC_F_RPU_OWM_SDMADACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_SDMADACN_POS)) |
OWM_SDMADACN Mask
#define MXC_F_RPU_OWM_SDMADACN_POS 5 |
OWM_SDMADACN Position
#define MXC_F_RPU_OWM_SDMAIACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_SDMAIACN_POS)) |
OWM_SDMAIACN Mask
#define MXC_F_RPU_OWM_SDMAIACN_POS 6 |
OWM_SDMAIACN Position
#define MXC_F_RPU_OWM_SYS0ACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_SYS0ACN_POS)) |
OWM_SYS0ACN Mask
#define MXC_F_RPU_OWM_SYS0ACN_POS 3 |
OWM_SYS0ACN Position
#define MXC_F_RPU_OWM_SYS1ACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_SYS1ACN_POS)) |
OWM_SYS1ACN Mask
#define MXC_F_RPU_OWM_SYS1ACN_POS 4 |
OWM_SYS1ACN Position
#define MXC_F_RPU_OWM_USBACN ((uint32_t)(0x1UL << MXC_F_RPU_OWM_USBACN_POS)) |
OWM_USBACN Mask
#define MXC_F_RPU_OWM_USBACN_POS 2 |
OWM_USBACN Position