![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
SYSRAM1 Protection Register.
#define MXC_F_RPU_SYSRAM1_CRYPTOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_CRYPTOACNR_POS)) |
SYSRAM1_CRYPTOACNR Mask
#define MXC_F_RPU_SYSRAM1_CRYPTOACNR_POS 14 |
SYSRAM1_CRYPTOACNR Position
#define MXC_F_RPU_SYSRAM1_CRYPTOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_CRYPTOACNW_POS)) |
SYSRAM1_CRYPTOACNW Mask
#define MXC_F_RPU_SYSRAM1_CRYPTOACNW_POS 15 |
SYSRAM1_CRYPTOACNW Position
#define MXC_F_RPU_SYSRAM1_DMA0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_DMA0ACNR_POS)) |
SYSRAM1_DMA0ACNR Mask
#define MXC_F_RPU_SYSRAM1_DMA0ACNR_POS 0 |
SYSRAM1_DMA0ACNR Position
#define MXC_F_RPU_SYSRAM1_DMA0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_DMA0ACNW_POS)) |
SYSRAM1_DMA0ACNW Mask
#define MXC_F_RPU_SYSRAM1_DMA0ACNW_POS 1 |
SYSRAM1_DMA0ACNW Position
#define MXC_F_RPU_SYSRAM1_DMA1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_DMA1ACNR_POS)) |
SYSRAM1_DMA1ACNR Mask
#define MXC_F_RPU_SYSRAM1_DMA1ACNR_POS 2 |
SYSRAM1_DMA1ACNR Position
#define MXC_F_RPU_SYSRAM1_DMA1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_DMA1ACNW_POS)) |
SYSRAM1_DMA1ACNW Mask
#define MXC_F_RPU_SYSRAM1_DMA1ACNW_POS 3 |
SYSRAM1_DMA1ACNW Position
#define MXC_F_RPU_SYSRAM1_SDIOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDIOACNR_POS)) |
SYSRAM1_SDIOACNR Mask
#define MXC_F_RPU_SYSRAM1_SDIOACNR_POS 16 |
SYSRAM1_SDIOACNR Position
#define MXC_F_RPU_SYSRAM1_SDIOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDIOACNW_POS)) |
SYSRAM1_SDIOACNW Mask
#define MXC_F_RPU_SYSRAM1_SDIOACNW_POS 17 |
SYSRAM1_SDIOACNW Position
#define MXC_F_RPU_SYSRAM1_SDMADACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDMADACNR_POS)) |
SYSRAM1_SDMADACNR Mask
#define MXC_F_RPU_SYSRAM1_SDMADACNR_POS 10 |
SYSRAM1_SDMADACNR Position
#define MXC_F_RPU_SYSRAM1_SDMADACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDMADACNW_POS)) |
SYSRAM1_SDMADACNW Mask
#define MXC_F_RPU_SYSRAM1_SDMADACNW_POS 11 |
SYSRAM1_SDMADACNW Position
#define MXC_F_RPU_SYSRAM1_SDMAIACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDMAIACNR_POS)) |
SYSRAM1_SDMAIACNR Mask
#define MXC_F_RPU_SYSRAM1_SDMAIACNR_POS 12 |
SYSRAM1_SDMAIACNR Position
#define MXC_F_RPU_SYSRAM1_SDMAIACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SDMAIACNW_POS)) |
SYSRAM1_SDMAIACNW Mask
#define MXC_F_RPU_SYSRAM1_SDMAIACNW_POS 13 |
SYSRAM1_SDMAIACNW Position
#define MXC_F_RPU_SYSRAM1_SYS0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SYS0ACNR_POS)) |
SYSRAM1_SYS0ACNR Mask
#define MXC_F_RPU_SYSRAM1_SYS0ACNR_POS 6 |
SYSRAM1_SYS0ACNR Position
#define MXC_F_RPU_SYSRAM1_SYS0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SYS0ACNW_POS)) |
SYSRAM1_SYS0ACNW Mask
#define MXC_F_RPU_SYSRAM1_SYS0ACNW_POS 7 |
SYSRAM1_SYS0ACNW Position
#define MXC_F_RPU_SYSRAM1_SYS1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SYS1ACNR_POS)) |
SYSRAM1_SYS1ACNR Mask
#define MXC_F_RPU_SYSRAM1_SYS1ACNR_POS 8 |
SYSRAM1_SYS1ACNR Position
#define MXC_F_RPU_SYSRAM1_SYS1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_SYS1ACNW_POS)) |
SYSRAM1_SYS1ACNW Mask
#define MXC_F_RPU_SYSRAM1_SYS1ACNW_POS 9 |
SYSRAM1_SYS1ACNW Position
#define MXC_F_RPU_SYSRAM1_USBACNR ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_USBACNR_POS)) |
SYSRAM1_USBACNR Mask
#define MXC_F_RPU_SYSRAM1_USBACNR_POS 4 |
SYSRAM1_USBACNR Position
#define MXC_F_RPU_SYSRAM1_USBACNW ((uint32_t)(0x1UL << MXC_F_RPU_SYSRAM1_USBACNW_POS)) |
SYSRAM1_USBACNW Mask
#define MXC_F_RPU_SYSRAM1_USBACNW_POS 5 |
SYSRAM1_USBACNW Position