 |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
40 #ifndef _USBHS_REGS_H_
41 #define _USBHS_REGS_H_
50 #if defined (__ICCARM__)
51 #pragma system_include
54 #if defined (__CC_ARM)
65 #define __I volatile const
71 #define __R volatile const
113 __R uint16_t rsv_0x1a_0x1f[3];
130 __R uint32_t rsv_0x60_0x6b[3];
132 __R uint16_t rsv_0x6e_0x77[5];
137 __R uint32_t rsv_0x7c;
140 __R uint32_t rsv_0x84_0x40f[227];
144 __R uint32_t rsv_0x41c_0x42f[5];
146 __R uint32_t rsv_0x434_0x43b[2];
148 __R uint32_t rsv_0x440_0x447[2];
151 __R uint32_t rsv_0x450_0x45b[3];
153 __R uint32_t rsv_0x460_0x497[14];
167 #define MXC_R_USBHS_FADDR ((uint32_t)0x00000000UL)
168 #define MXC_R_USBHS_POWER ((uint32_t)0x00000001UL)
169 #define MXC_R_USBHS_INTRIN ((uint32_t)0x00000002UL)
170 #define MXC_R_USBHS_INTROUT ((uint32_t)0x00000004UL)
171 #define MXC_R_USBHS_INTRINEN ((uint32_t)0x00000006UL)
172 #define MXC_R_USBHS_INTROUTEN ((uint32_t)0x00000008UL)
173 #define MXC_R_USBHS_INTRUSB ((uint32_t)0x0000000AUL)
174 #define MXC_R_USBHS_INTRUSBEN ((uint32_t)0x0000000BUL)
175 #define MXC_R_USBHS_FRAME ((uint32_t)0x0000000CUL)
176 #define MXC_R_USBHS_INDEX ((uint32_t)0x0000000EUL)
177 #define MXC_R_USBHS_TESTMODE ((uint32_t)0x0000000FUL)
178 #define MXC_R_USBHS_INMAXP ((uint32_t)0x00000010UL)
179 #define MXC_R_USBHS_CSR0 ((uint32_t)0x00000012UL)
180 #define MXC_R_USBHS_INCSRL ((uint32_t)0x00000012UL)
181 #define MXC_R_USBHS_INCSRU ((uint32_t)0x00000013UL)
182 #define MXC_R_USBHS_OUTMAXP ((uint32_t)0x00000014UL)
183 #define MXC_R_USBHS_OUTCSRL ((uint32_t)0x00000016UL)
184 #define MXC_R_USBHS_OUTCSRU ((uint32_t)0x00000017UL)
185 #define MXC_R_USBHS_COUNT0 ((uint32_t)0x00000018UL)
186 #define MXC_R_USBHS_OUTCOUNT ((uint32_t)0x00000018UL)
187 #define MXC_R_USBHS_FIFO0 ((uint32_t)0x00000020UL)
188 #define MXC_R_USBHS_FIFO1 ((uint32_t)0x00000024UL)
189 #define MXC_R_USBHS_FIFO2 ((uint32_t)0x00000028UL)
190 #define MXC_R_USBHS_FIFO3 ((uint32_t)0x0000002CUL)
191 #define MXC_R_USBHS_FIFO4 ((uint32_t)0x00000030UL)
192 #define MXC_R_USBHS_FIFO5 ((uint32_t)0x00000034UL)
193 #define MXC_R_USBHS_FIFO6 ((uint32_t)0x00000038UL)
194 #define MXC_R_USBHS_FIFO7 ((uint32_t)0x0000003CUL)
195 #define MXC_R_USBHS_FIFO8 ((uint32_t)0x00000040UL)
196 #define MXC_R_USBHS_FIFO9 ((uint32_t)0x00000044UL)
197 #define MXC_R_USBHS_FIFO10 ((uint32_t)0x00000048UL)
198 #define MXC_R_USBHS_FIFO11 ((uint32_t)0x0000004CUL)
199 #define MXC_R_USBHS_FIFO12 ((uint32_t)0x00000050UL)
200 #define MXC_R_USBHS_FIFO13 ((uint32_t)0x00000054UL)
201 #define MXC_R_USBHS_FIFO14 ((uint32_t)0x00000058UL)
202 #define MXC_R_USBHS_FIFO15 ((uint32_t)0x0000005CUL)
203 #define MXC_R_USBHS_HWVERS ((uint32_t)0x0000006CUL)
204 #define MXC_R_USBHS_EPINFO ((uint32_t)0x00000078UL)
205 #define MXC_R_USBHS_RAMINFO ((uint32_t)0x00000079UL)
206 #define MXC_R_USBHS_SOFTRESET ((uint32_t)0x0000007AUL)
207 #define MXC_R_USBHS_EARLYDMA ((uint32_t)0x0000007BUL)
208 #define MXC_R_USBHS_CTUCH ((uint32_t)0x00000080UL)
209 #define MXC_R_USBHS_CTHSRTN ((uint32_t)0x00000082UL)
210 #define MXC_R_USBHS_M31_PHY_PONRST ((uint32_t)0x00000410UL)
211 #define MXC_R_USBHS_M31_PHY_NONCRY_RSTB ((uint32_t)0x00000414UL)
212 #define MXC_R_USBHS_M31_PHY_NONCRY_EN ((uint32_t)0x00000418UL)
213 #define MXC_R_USBHS_M31_PHY_PLL_EN ((uint32_t)0x00000430UL)
214 #define MXC_R_USBHS_M31_PHY_OSCOUTEN ((uint32_t)0x0000043CUL)
215 #define MXC_R_USBHS_M31_PHY_CORECLKIN ((uint32_t)0x00000448UL)
216 #define MXC_R_USBHS_M31_PHY_XTLSEL ((uint32_t)0x0000044CUL)
217 #define MXC_R_USBHS_M31_PHY_OUTCLKSEL ((uint32_t)0x0000045CUL)
218 #define MXC_R_USBHS_MXM_INT ((uint32_t)0x00000498UL)
219 #define MXC_R_USBHS_MXM_INT_EN ((uint32_t)0x0000049CUL)
220 #define MXC_R_USBHS_MXM_SUSPEND ((uint32_t)0x000004A0UL)
221 #define MXC_R_USBHS_MXM_REG_A4 ((uint32_t)0x000004A4UL)
230 #define MXC_F_USBHS_FADDR_ADDR_POS 0
231 #define MXC_F_USBHS_FADDR_ADDR ((uint8_t)(0x7FUL << MXC_F_USBHS_FADDR_ADDR_POS))
233 #define MXC_F_USBHS_FADDR_UPDATE_POS 7
234 #define MXC_F_USBHS_FADDR_UPDATE ((uint8_t)(0x1UL << MXC_F_USBHS_FADDR_UPDATE_POS))
244 #define MXC_F_USBHS_POWER_EN_SUSPENDM_POS 0
245 #define MXC_F_USBHS_POWER_EN_SUSPENDM ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_EN_SUSPENDM_POS))
247 #define MXC_F_USBHS_POWER_SUSPEND_POS 1
248 #define MXC_F_USBHS_POWER_SUSPEND ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_SUSPEND_POS))
250 #define MXC_F_USBHS_POWER_RESUME_POS 2
251 #define MXC_F_USBHS_POWER_RESUME ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_RESUME_POS))
253 #define MXC_F_USBHS_POWER_RESET_POS 3
254 #define MXC_F_USBHS_POWER_RESET ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_RESET_POS))
256 #define MXC_F_USBHS_POWER_HS_MODE_POS 4
257 #define MXC_F_USBHS_POWER_HS_MODE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_HS_MODE_POS))
259 #define MXC_F_USBHS_POWER_HS_ENABLE_POS 5
260 #define MXC_F_USBHS_POWER_HS_ENABLE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_HS_ENABLE_POS))
262 #define MXC_F_USBHS_POWER_SOFTCONN_POS 6
263 #define MXC_F_USBHS_POWER_SOFTCONN ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_SOFTCONN_POS))
265 #define MXC_F_USBHS_POWER_ISO_UPDATE_POS 7
266 #define MXC_F_USBHS_POWER_ISO_UPDATE ((uint8_t)(0x1UL << MXC_F_USBHS_POWER_ISO_UPDATE_POS))
276 #define MXC_F_USBHS_INTRIN_EP15_IN_INT_POS 15
277 #define MXC_F_USBHS_INTRIN_EP15_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP15_IN_INT_POS))
279 #define MXC_F_USBHS_INTRIN_EP14_IN_INT_POS 14
280 #define MXC_F_USBHS_INTRIN_EP14_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP14_IN_INT_POS))
282 #define MXC_F_USBHS_INTRIN_EP13_IN_INT_POS 13
283 #define MXC_F_USBHS_INTRIN_EP13_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP13_IN_INT_POS))
285 #define MXC_F_USBHS_INTRIN_EP12_IN_INT_POS 12
286 #define MXC_F_USBHS_INTRIN_EP12_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP12_IN_INT_POS))
288 #define MXC_F_USBHS_INTRIN_EP11_IN_INT_POS 11
289 #define MXC_F_USBHS_INTRIN_EP11_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP11_IN_INT_POS))
291 #define MXC_F_USBHS_INTRIN_EP10_IN_INT_POS 10
292 #define MXC_F_USBHS_INTRIN_EP10_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP10_IN_INT_POS))
294 #define MXC_F_USBHS_INTRIN_EP9_IN_INT_POS 9
295 #define MXC_F_USBHS_INTRIN_EP9_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP9_IN_INT_POS))
297 #define MXC_F_USBHS_INTRIN_EP8_IN_INT_POS 8
298 #define MXC_F_USBHS_INTRIN_EP8_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP8_IN_INT_POS))
300 #define MXC_F_USBHS_INTRIN_EP7_IN_INT_POS 7
301 #define MXC_F_USBHS_INTRIN_EP7_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP7_IN_INT_POS))
303 #define MXC_F_USBHS_INTRIN_EP6_IN_INT_POS 6
304 #define MXC_F_USBHS_INTRIN_EP6_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP6_IN_INT_POS))
306 #define MXC_F_USBHS_INTRIN_EP5_IN_INT_POS 5
307 #define MXC_F_USBHS_INTRIN_EP5_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP5_IN_INT_POS))
309 #define MXC_F_USBHS_INTRIN_EP4_IN_INT_POS 4
310 #define MXC_F_USBHS_INTRIN_EP4_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP4_IN_INT_POS))
312 #define MXC_F_USBHS_INTRIN_EP3_IN_INT_POS 3
313 #define MXC_F_USBHS_INTRIN_EP3_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP3_IN_INT_POS))
315 #define MXC_F_USBHS_INTRIN_EP2_IN_INT_POS 2
316 #define MXC_F_USBHS_INTRIN_EP2_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP2_IN_INT_POS))
318 #define MXC_F_USBHS_INTRIN_EP1_IN_INT_POS 1
319 #define MXC_F_USBHS_INTRIN_EP1_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP1_IN_INT_POS))
321 #define MXC_F_USBHS_INTRIN_EP0_IN_INT_POS 0
322 #define MXC_F_USBHS_INTRIN_EP0_IN_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTRIN_EP0_IN_INT_POS))
332 #define MXC_F_USBHS_INTROUT_EP15_OUT_INT_POS 15
333 #define MXC_F_USBHS_INTROUT_EP15_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP15_OUT_INT_POS))
335 #define MXC_F_USBHS_INTROUT_EP14_OUT_INT_POS 14
336 #define MXC_F_USBHS_INTROUT_EP14_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP14_OUT_INT_POS))
338 #define MXC_F_USBHS_INTROUT_EP13_OUT_INT_POS 13
339 #define MXC_F_USBHS_INTROUT_EP13_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP13_OUT_INT_POS))
341 #define MXC_F_USBHS_INTROUT_EP12_OUT_INT_POS 12
342 #define MXC_F_USBHS_INTROUT_EP12_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP12_OUT_INT_POS))
344 #define MXC_F_USBHS_INTROUT_EP11_OUT_INT_POS 11
345 #define MXC_F_USBHS_INTROUT_EP11_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP11_OUT_INT_POS))
347 #define MXC_F_USBHS_INTROUT_EP10_OUT_INT_POS 10
348 #define MXC_F_USBHS_INTROUT_EP10_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP10_OUT_INT_POS))
350 #define MXC_F_USBHS_INTROUT_EP9_OUT_INT_POS 9
351 #define MXC_F_USBHS_INTROUT_EP9_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP9_OUT_INT_POS))
353 #define MXC_F_USBHS_INTROUT_EP8_OUT_INT_POS 8
354 #define MXC_F_USBHS_INTROUT_EP8_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP8_OUT_INT_POS))
356 #define MXC_F_USBHS_INTROUT_EP7_OUT_INT_POS 7
357 #define MXC_F_USBHS_INTROUT_EP7_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP7_OUT_INT_POS))
359 #define MXC_F_USBHS_INTROUT_EP6_OUT_INT_POS 6
360 #define MXC_F_USBHS_INTROUT_EP6_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP6_OUT_INT_POS))
362 #define MXC_F_USBHS_INTROUT_EP5_OUT_INT_POS 5
363 #define MXC_F_USBHS_INTROUT_EP5_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP5_OUT_INT_POS))
365 #define MXC_F_USBHS_INTROUT_EP4_OUT_INT_POS 4
366 #define MXC_F_USBHS_INTROUT_EP4_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP4_OUT_INT_POS))
368 #define MXC_F_USBHS_INTROUT_EP3_OUT_INT_POS 3
369 #define MXC_F_USBHS_INTROUT_EP3_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP3_OUT_INT_POS))
371 #define MXC_F_USBHS_INTROUT_EP2_OUT_INT_POS 2
372 #define MXC_F_USBHS_INTROUT_EP2_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP2_OUT_INT_POS))
374 #define MXC_F_USBHS_INTROUT_EP1_OUT_INT_POS 1
375 #define MXC_F_USBHS_INTROUT_EP1_OUT_INT ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUT_EP1_OUT_INT_POS))
385 #define MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN_POS 15
386 #define MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP15_IN_INT_EN_POS))
388 #define MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN_POS 14
389 #define MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP14_IN_INT_EN_POS))
391 #define MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN_POS 13
392 #define MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP13_IN_INT_EN_POS))
394 #define MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN_POS 12
395 #define MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP12_IN_INT_EN_POS))
397 #define MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN_POS 11
398 #define MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP11_IN_INT_EN_POS))
400 #define MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN_POS 10
401 #define MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP10_IN_INT_EN_POS))
403 #define MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN_POS 9
404 #define MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP9_IN_INT_EN_POS))
406 #define MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN_POS 8
407 #define MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP8_IN_INT_EN_POS))
409 #define MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN_POS 7
410 #define MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP7_IN_INT_EN_POS))
412 #define MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN_POS 6
413 #define MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP6_IN_INT_EN_POS))
415 #define MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN_POS 5
416 #define MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP5_IN_INT_EN_POS))
418 #define MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN_POS 4
419 #define MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP4_IN_INT_EN_POS))
421 #define MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN_POS 3
422 #define MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP3_IN_INT_EN_POS))
424 #define MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN_POS 2
425 #define MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP2_IN_INT_EN_POS))
427 #define MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN_POS 1
428 #define MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP1_IN_INT_EN_POS))
430 #define MXC_F_USBHS_INTRINEN_EP0_INT_EN_POS 0
431 #define MXC_F_USBHS_INTRINEN_EP0_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTRINEN_EP0_INT_EN_POS))
441 #define MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN_POS 15
442 #define MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP15_OUT_INT_EN_POS))
444 #define MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN_POS 14
445 #define MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP14_OUT_INT_EN_POS))
447 #define MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN_POS 13
448 #define MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP13_OUT_INT_EN_POS))
450 #define MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN_POS 12
451 #define MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP12_OUT_INT_EN_POS))
453 #define MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN_POS 11
454 #define MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP11_OUT_INT_EN_POS))
456 #define MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN_POS 10
457 #define MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP10_OUT_INT_EN_POS))
459 #define MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN_POS 9
460 #define MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP9_OUT_INT_EN_POS))
462 #define MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN_POS 8
463 #define MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP8_OUT_INT_EN_POS))
465 #define MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN_POS 7
466 #define MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP7_OUT_INT_EN_POS))
468 #define MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN_POS 6
469 #define MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP6_OUT_INT_EN_POS))
471 #define MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN_POS 5
472 #define MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP5_OUT_INT_EN_POS))
474 #define MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN_POS 4
475 #define MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP4_OUT_INT_EN_POS))
477 #define MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN_POS 3
478 #define MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP3_OUT_INT_EN_POS))
480 #define MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN_POS 2
481 #define MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP2_OUT_INT_EN_POS))
483 #define MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN_POS 1
484 #define MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN ((uint16_t)(0x1UL << MXC_F_USBHS_INTROUTEN_EP1_OUT_INT_EN_POS))
494 #define MXC_F_USBHS_INTRUSB_SOF_INT_POS 3
495 #define MXC_F_USBHS_INTRUSB_SOF_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_SOF_INT_POS))
497 #define MXC_F_USBHS_INTRUSB_RESET_INT_POS 2
498 #define MXC_F_USBHS_INTRUSB_RESET_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_RESET_INT_POS))
500 #define MXC_F_USBHS_INTRUSB_RESUME_INT_POS 1
501 #define MXC_F_USBHS_INTRUSB_RESUME_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_RESUME_INT_POS))
503 #define MXC_F_USBHS_INTRUSB_SUSPEND_INT_POS 0
504 #define MXC_F_USBHS_INTRUSB_SUSPEND_INT ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSB_SUSPEND_INT_POS))
514 #define MXC_F_USBHS_INTRUSBEN_SOF_INT_EN_POS 3
515 #define MXC_F_USBHS_INTRUSBEN_SOF_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_SOF_INT_EN_POS))
517 #define MXC_F_USBHS_INTRUSBEN_RESET_INT_EN_POS 2
518 #define MXC_F_USBHS_INTRUSBEN_RESET_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_RESET_INT_EN_POS))
520 #define MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN_POS 1
521 #define MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_RESUME_INT_EN_POS))
523 #define MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN_POS 0
524 #define MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN ((uint8_t)(0x1UL << MXC_F_USBHS_INTRUSBEN_SUSPEND_INT_EN_POS))
534 #define MXC_F_USBHS_FRAME_FRAMENUM_POS 0
535 #define MXC_F_USBHS_FRAME_FRAMENUM ((uint16_t)(0x7FFUL << MXC_F_USBHS_FRAME_FRAMENUM_POS))
545 #define MXC_F_USBHS_INDEX_INDEX_POS 0
546 #define MXC_F_USBHS_INDEX_INDEX ((uint8_t)(0xFUL << MXC_F_USBHS_INDEX_INDEX_POS))
556 #define MXC_F_USBHS_TESTMODE_FORCE_FS_POS 5
557 #define MXC_F_USBHS_TESTMODE_FORCE_FS ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_FORCE_FS_POS))
559 #define MXC_F_USBHS_TESTMODE_FORCE_HS_POS 4
560 #define MXC_F_USBHS_TESTMODE_FORCE_HS ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_FORCE_HS_POS))
562 #define MXC_F_USBHS_TESTMODE_TEST_PKT_POS 3
563 #define MXC_F_USBHS_TESTMODE_TEST_PKT ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_PKT_POS))
565 #define MXC_F_USBHS_TESTMODE_TEST_K_POS 2
566 #define MXC_F_USBHS_TESTMODE_TEST_K ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_K_POS))
568 #define MXC_F_USBHS_TESTMODE_TEST_J_POS 1
569 #define MXC_F_USBHS_TESTMODE_TEST_J ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_J_POS))
571 #define MXC_F_USBHS_TESTMODE_TEST_SE0_NAK_POS 0
572 #define MXC_F_USBHS_TESTMODE_TEST_SE0_NAK ((uint8_t)(0x1UL << MXC_F_USBHS_TESTMODE_TEST_SE0_NAK_POS))
582 #define MXC_F_USBHS_INMAXP_MAXPACKETSIZE_POS 0
583 #define MXC_F_USBHS_INMAXP_MAXPACKETSIZE ((uint16_t)(0x7FFUL << MXC_F_USBHS_INMAXP_MAXPACKETSIZE_POS))
585 #define MXC_F_USBHS_INMAXP_NUMPACKMINUS1_POS 11
586 #define MXC_F_USBHS_INMAXP_NUMPACKMINUS1 ((uint16_t)(0x1FUL << MXC_F_USBHS_INMAXP_NUMPACKMINUS1_POS))
596 #define MXC_F_USBHS_CSR0_SERV_SETUP_END_POS 7
597 #define MXC_F_USBHS_CSR0_SERV_SETUP_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SERV_SETUP_END_POS))
599 #define MXC_F_USBHS_CSR0_SERV_OUTPKTRDY_POS 6
600 #define MXC_F_USBHS_CSR0_SERV_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SERV_OUTPKTRDY_POS))
602 #define MXC_F_USBHS_CSR0_SEND_STALL_POS 5
603 #define MXC_F_USBHS_CSR0_SEND_STALL ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SEND_STALL_POS))
605 #define MXC_F_USBHS_CSR0_SETUP_END_POS 4
606 #define MXC_F_USBHS_CSR0_SETUP_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SETUP_END_POS))
608 #define MXC_F_USBHS_CSR0_DATA_END_POS 3
609 #define MXC_F_USBHS_CSR0_DATA_END ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_DATA_END_POS))
611 #define MXC_F_USBHS_CSR0_SENT_STALL_POS 2
612 #define MXC_F_USBHS_CSR0_SENT_STALL ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_SENT_STALL_POS))
614 #define MXC_F_USBHS_CSR0_INPKTRDY_POS 1
615 #define MXC_F_USBHS_CSR0_INPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_INPKTRDY_POS))
617 #define MXC_F_USBHS_CSR0_OUTPKTRDY_POS 0
618 #define MXC_F_USBHS_CSR0_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_CSR0_OUTPKTRDY_POS))
628 #define MXC_F_USBHS_INCSRL_INCOMPTX_POS 7
629 #define MXC_F_USBHS_INCSRL_INCOMPTX ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_INCOMPTX_POS))
631 #define MXC_F_USBHS_INCSRL_CLRDATATOG_POS 6
632 #define MXC_F_USBHS_INCSRL_CLRDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_CLRDATATOG_POS))
634 #define MXC_F_USBHS_INCSRL_SENTSTALL_POS 5
635 #define MXC_F_USBHS_INCSRL_SENTSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_SENTSTALL_POS))
637 #define MXC_F_USBHS_INCSRL_SENDSTALL_POS 4
638 #define MXC_F_USBHS_INCSRL_SENDSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_SENDSTALL_POS))
640 #define MXC_F_USBHS_INCSRL_FLUSHFIFO_POS 3
641 #define MXC_F_USBHS_INCSRL_FLUSHFIFO ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_FLUSHFIFO_POS))
643 #define MXC_F_USBHS_INCSRL_UNDERRUN_POS 2
644 #define MXC_F_USBHS_INCSRL_UNDERRUN ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_UNDERRUN_POS))
646 #define MXC_F_USBHS_INCSRL_FIFONOTEMPTY_POS 1
647 #define MXC_F_USBHS_INCSRL_FIFONOTEMPTY ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_FIFONOTEMPTY_POS))
649 #define MXC_F_USBHS_INCSRL_INPKTRDY_POS 0
650 #define MXC_F_USBHS_INCSRL_INPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRL_INPKTRDY_POS))
660 #define MXC_F_USBHS_INCSRU_AUTOSET_POS 7
661 #define MXC_F_USBHS_INCSRU_AUTOSET ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_AUTOSET_POS))
663 #define MXC_F_USBHS_INCSRU_ISO_POS 6
664 #define MXC_F_USBHS_INCSRU_ISO ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_ISO_POS))
666 #define MXC_F_USBHS_INCSRU_MODE_POS 5
667 #define MXC_F_USBHS_INCSRU_MODE ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_MODE_POS))
669 #define MXC_F_USBHS_INCSRU_DMAREQEN_POS 4
670 #define MXC_F_USBHS_INCSRU_DMAREQEN ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_DMAREQEN_POS))
672 #define MXC_F_USBHS_INCSRU_FRCDATATOG_POS 3
673 #define MXC_F_USBHS_INCSRU_FRCDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_FRCDATATOG_POS))
675 #define MXC_F_USBHS_INCSRU_DMAREQMODE_POS 2
676 #define MXC_F_USBHS_INCSRU_DMAREQMODE ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_DMAREQMODE_POS))
678 #define MXC_F_USBHS_INCSRU_DPKTBUFDIS_POS 1
679 #define MXC_F_USBHS_INCSRU_DPKTBUFDIS ((uint8_t)(0x1UL << MXC_F_USBHS_INCSRU_DPKTBUFDIS_POS))
689 #define MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1_POS 11
690 #define MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1 ((uint16_t)(0x1FUL << MXC_F_USBHS_OUTMAXP_NUMPACKMINUS1_POS))
692 #define MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE_POS 0
693 #define MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE ((uint16_t)(0x7FFUL << MXC_F_USBHS_OUTMAXP_MAXPACKETSIZE_POS))
703 #define MXC_F_USBHS_OUTCSRL_CLRDATATOG_POS 7
704 #define MXC_F_USBHS_OUTCSRL_CLRDATATOG ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_CLRDATATOG_POS))
706 #define MXC_F_USBHS_OUTCSRL_SENTSTALL_POS 6
707 #define MXC_F_USBHS_OUTCSRL_SENTSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_SENTSTALL_POS))
709 #define MXC_F_USBHS_OUTCSRL_SENDSTALL_POS 5
710 #define MXC_F_USBHS_OUTCSRL_SENDSTALL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_SENDSTALL_POS))
712 #define MXC_F_USBHS_OUTCSRL_FLUSHFIFO_POS 4
713 #define MXC_F_USBHS_OUTCSRL_FLUSHFIFO ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_FLUSHFIFO_POS))
715 #define MXC_F_USBHS_OUTCSRL_DATAERROR_POS 3
716 #define MXC_F_USBHS_OUTCSRL_DATAERROR ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_DATAERROR_POS))
718 #define MXC_F_USBHS_OUTCSRL_OVERRUN_POS 2
719 #define MXC_F_USBHS_OUTCSRL_OVERRUN ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_OVERRUN_POS))
721 #define MXC_F_USBHS_OUTCSRL_FIFOFULL_POS 1
722 #define MXC_F_USBHS_OUTCSRL_FIFOFULL ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_FIFOFULL_POS))
724 #define MXC_F_USBHS_OUTCSRL_OUTPKTRDY_POS 0
725 #define MXC_F_USBHS_OUTCSRL_OUTPKTRDY ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRL_OUTPKTRDY_POS))
735 #define MXC_F_USBHS_OUTCSRU_AUTOCLEAR_POS 7
736 #define MXC_F_USBHS_OUTCSRU_AUTOCLEAR ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_AUTOCLEAR_POS))
738 #define MXC_F_USBHS_OUTCSRU_ISO_POS 6
739 #define MXC_F_USBHS_OUTCSRU_ISO ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_ISO_POS))
741 #define MXC_F_USBHS_OUTCSRU_DMAREQEN_POS 5
742 #define MXC_F_USBHS_OUTCSRU_DMAREQEN ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DMAREQEN_POS))
744 #define MXC_F_USBHS_OUTCSRU_DISNYET_POS 4
745 #define MXC_F_USBHS_OUTCSRU_DISNYET ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DISNYET_POS))
747 #define MXC_F_USBHS_OUTCSRU_DMAREQMODE_POS 3
748 #define MXC_F_USBHS_OUTCSRU_DMAREQMODE ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DMAREQMODE_POS))
750 #define MXC_F_USBHS_OUTCSRU_DPKTBUFDIS_POS 1
751 #define MXC_F_USBHS_OUTCSRU_DPKTBUFDIS ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_DPKTBUFDIS_POS))
753 #define MXC_F_USBHS_OUTCSRU_INCOMPRX_POS 0
754 #define MXC_F_USBHS_OUTCSRU_INCOMPRX ((uint8_t)(0x1UL << MXC_F_USBHS_OUTCSRU_INCOMPRX_POS))
764 #define MXC_F_USBHS_COUNT0_COUNT0_POS 0
765 #define MXC_F_USBHS_COUNT0_COUNT0 ((uint16_t)(0x7FUL << MXC_F_USBHS_COUNT0_COUNT0_POS))
775 #define MXC_F_USBHS_OUTCOUNT_OUTCOUNT_POS 0
776 #define MXC_F_USBHS_OUTCOUNT_OUTCOUNT ((uint16_t)(0x1FFFUL << MXC_F_USBHS_OUTCOUNT_OUTCOUNT_POS))
786 #define MXC_F_USBHS_FIFO0_USBHS_FIFO0_POS 0
787 #define MXC_F_USBHS_FIFO0_USBHS_FIFO0 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO0_USBHS_FIFO0_POS))
797 #define MXC_F_USBHS_FIFO1_USBHS_FIFO1_POS 0
798 #define MXC_F_USBHS_FIFO1_USBHS_FIFO1 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO1_USBHS_FIFO1_POS))
808 #define MXC_F_USBHS_FIFO2_USBHS_FIFO2_POS 0
809 #define MXC_F_USBHS_FIFO2_USBHS_FIFO2 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO2_USBHS_FIFO2_POS))
819 #define MXC_F_USBHS_FIFO3_USBHS_FIFO3_POS 0
820 #define MXC_F_USBHS_FIFO3_USBHS_FIFO3 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO3_USBHS_FIFO3_POS))
830 #define MXC_F_USBHS_FIFO4_USBHS_FIFO4_POS 0
831 #define MXC_F_USBHS_FIFO4_USBHS_FIFO4 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO4_USBHS_FIFO4_POS))
841 #define MXC_F_USBHS_FIFO5_USBHS_FIFO5_POS 0
842 #define MXC_F_USBHS_FIFO5_USBHS_FIFO5 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO5_USBHS_FIFO5_POS))
852 #define MXC_F_USBHS_FIFO6_USBHS_FIFO6_POS 0
853 #define MXC_F_USBHS_FIFO6_USBHS_FIFO6 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO6_USBHS_FIFO6_POS))
863 #define MXC_F_USBHS_FIFO7_USBHS_FIFO7_POS 0
864 #define MXC_F_USBHS_FIFO7_USBHS_FIFO7 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO7_USBHS_FIFO7_POS))
874 #define MXC_F_USBHS_FIFO8_USBHS_FIFO8_POS 0
875 #define MXC_F_USBHS_FIFO8_USBHS_FIFO8 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO8_USBHS_FIFO8_POS))
885 #define MXC_F_USBHS_FIFO9_USBHS_FIFO9_POS 0
886 #define MXC_F_USBHS_FIFO9_USBHS_FIFO9 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO9_USBHS_FIFO9_POS))
896 #define MXC_F_USBHS_FIFO10_USBHS_FIFO10_POS 0
897 #define MXC_F_USBHS_FIFO10_USBHS_FIFO10 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO10_USBHS_FIFO10_POS))
907 #define MXC_F_USBHS_FIFO11_USBHS_FIFO11_POS 0
908 #define MXC_F_USBHS_FIFO11_USBHS_FIFO11 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO11_USBHS_FIFO11_POS))
918 #define MXC_F_USBHS_FIFO12_USBHS_FIFO12_POS 0
919 #define MXC_F_USBHS_FIFO12_USBHS_FIFO12 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO12_USBHS_FIFO12_POS))
929 #define MXC_F_USBHS_FIFO13_USBHS_FIFO13_POS 0
930 #define MXC_F_USBHS_FIFO13_USBHS_FIFO13 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO13_USBHS_FIFO13_POS))
940 #define MXC_F_USBHS_FIFO14_USBHS_FIFO14_POS 0
941 #define MXC_F_USBHS_FIFO14_USBHS_FIFO14 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO14_USBHS_FIFO14_POS))
951 #define MXC_F_USBHS_FIFO15_USBHS_FIFO15_POS 0
952 #define MXC_F_USBHS_FIFO15_USBHS_FIFO15 ((uint32_t)(0xFFFFFFFFUL << MXC_F_USBHS_FIFO15_USBHS_FIFO15_POS))
962 #define MXC_F_USBHS_HWVERS_USBHS_HWVERS_POS 0
963 #define MXC_F_USBHS_HWVERS_USBHS_HWVERS ((uint16_t)(0xFFFFUL << MXC_F_USBHS_HWVERS_USBHS_HWVERS_POS))
973 #define MXC_F_USBHS_EPINFO_OUTENDPOINTS_POS 4
974 #define MXC_F_USBHS_EPINFO_OUTENDPOINTS ((uint8_t)(0xFUL << MXC_F_USBHS_EPINFO_OUTENDPOINTS_POS))
976 #define MXC_F_USBHS_EPINFO_INTENDPOINTS_POS 0
977 #define MXC_F_USBHS_EPINFO_INTENDPOINTS ((uint8_t)(0xFUL << MXC_F_USBHS_EPINFO_INTENDPOINTS_POS))
987 #define MXC_F_USBHS_RAMINFO_DMACHANS_POS 4
988 #define MXC_F_USBHS_RAMINFO_DMACHANS ((uint8_t)(0xFUL << MXC_F_USBHS_RAMINFO_DMACHANS_POS))
990 #define MXC_F_USBHS_RAMINFO_RAMBITS_POS 0
991 #define MXC_F_USBHS_RAMINFO_RAMBITS ((uint8_t)(0xFUL << MXC_F_USBHS_RAMINFO_RAMBITS_POS))
1001 #define MXC_F_USBHS_SOFTRESET_RSTXS_POS 1
1002 #define MXC_F_USBHS_SOFTRESET_RSTXS ((uint8_t)(0x1UL << MXC_F_USBHS_SOFTRESET_RSTXS_POS))
1004 #define MXC_F_USBHS_SOFTRESET_RSTS_POS 0
1005 #define MXC_F_USBHS_SOFTRESET_RSTS ((uint8_t)(0x1UL << MXC_F_USBHS_SOFTRESET_RSTS_POS))
1015 #define MXC_F_USBHS_EARLYDMA_EDMAIN_POS 1
1016 #define MXC_F_USBHS_EARLYDMA_EDMAIN ((uint8_t)(0x1UL << MXC_F_USBHS_EARLYDMA_EDMAIN_POS))
1018 #define MXC_F_USBHS_EARLYDMA_EDMAOUT_POS 0
1019 #define MXC_F_USBHS_EARLYDMA_EDMAOUT ((uint8_t)(0x1UL << MXC_F_USBHS_EARLYDMA_EDMAOUT_POS))
1029 #define MXC_F_USBHS_CTUCH_C_T_UCH_POS 0
1030 #define MXC_F_USBHS_CTUCH_C_T_UCH ((uint16_t)(0xFFFFUL << MXC_F_USBHS_CTUCH_C_T_UCH_POS))
1040 #define MXC_F_USBHS_CTHSRTN_C_T_HSRTN_POS 0
1041 #define MXC_F_USBHS_CTHSRTN_C_T_HSRTN ((uint16_t)(0xFFFFUL << MXC_F_USBHS_CTHSRTN_C_T_HSRTN_POS))
1051 #define MXC_F_USBHS_MXM_INT_VBUS_POS 0
1052 #define MXC_F_USBHS_MXM_INT_VBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_VBUS_POS))
1054 #define MXC_F_USBHS_MXM_INT_NOVBUS_POS 1
1055 #define MXC_F_USBHS_MXM_INT_NOVBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_NOVBUS_POS))
1065 #define MXC_F_USBHS_MXM_INT_EN_VBUS_POS 0
1066 #define MXC_F_USBHS_MXM_INT_EN_VBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_EN_VBUS_POS))
1068 #define MXC_F_USBHS_MXM_INT_EN_NOVBUS_POS 1
1069 #define MXC_F_USBHS_MXM_INT_EN_NOVBUS ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_INT_EN_NOVBUS_POS))
1079 #define MXC_F_USBHS_MXM_SUSPEND_SEL_POS 0
1080 #define MXC_F_USBHS_MXM_SUSPEND_SEL ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_SUSPEND_SEL_POS))
1090 #define MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A_POS 0
1091 #define MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_REG_A4_VRST_VDDB_N_A_POS))
1093 #define MXC_F_USBHS_MXM_REG_A4_DMA_INT_POS 1
1094 #define MXC_F_USBHS_MXM_REG_A4_DMA_INT ((uint32_t)(0x1UL << MXC_F_USBHS_MXM_REG_A4_DMA_INT_POS))
__IO uint16_t outcount
Definition: usbhs_regs.h:111
__IO uint16_t hwvers
Definition: usbhs_regs.h:131
__IO uint16_t cthsrtn
Definition: usbhs_regs.h:139
__IO uint32_t fifo10
Definition: usbhs_regs.h:124
__IO uint8_t intrusb
Definition: usbhs_regs.h:95
__IO uint8_t softreset
Definition: usbhs_regs.h:135
__IO uint8_t incsrl
Definition: usbhs_regs.h:103
__IO uint32_t m31_phy_ponrst
Definition: usbhs_regs.h:141
__IO uint16_t intrin
Definition: usbhs_regs.h:91
__IO uint8_t power
Definition: usbhs_regs.h:90
__IO uint32_t m31_phy_oscouten
Definition: usbhs_regs.h:147
__IO uint32_t fifo12
Definition: usbhs_regs.h:126
__IO uint32_t fifo4
Definition: usbhs_regs.h:118
__IO uint32_t m31_phy_coreclkin
Definition: usbhs_regs.h:149
Definition: usbhs_regs.h:88
__IO uint32_t fifo3
Definition: usbhs_regs.h:117
__IO uint16_t ctuch
Definition: usbhs_regs.h:138
__IO uint8_t faddr
Definition: usbhs_regs.h:89
__IO uint8_t index
Definition: usbhs_regs.h:98
__IO uint32_t mxm_reg_a4
Definition: usbhs_regs.h:157
__IO uint32_t m31_phy_xtlsel
Definition: usbhs_regs.h:150
__IO uint8_t outcsrl
Definition: usbhs_regs.h:107
__IO uint32_t mxm_int
Definition: usbhs_regs.h:154
__IO uint32_t fifo0
Definition: usbhs_regs.h:114
__IO uint32_t m31_phy_pll_en
Definition: usbhs_regs.h:145
__IO uint32_t fifo1
Definition: usbhs_regs.h:115
__IO uint32_t mxm_suspend
Definition: usbhs_regs.h:156
__IO uint8_t testmode
Definition: usbhs_regs.h:99
__IO uint8_t outcsru
Definition: usbhs_regs.h:108
__IO uint32_t fifo5
Definition: usbhs_regs.h:119
__IO uint32_t m31_phy_outclksel
Definition: usbhs_regs.h:152
__IO uint8_t intrusben
Definition: usbhs_regs.h:96
__IO uint16_t count0
Definition: usbhs_regs.h:110
__IO uint16_t introut
Definition: usbhs_regs.h:92
__IO uint8_t incsru
Definition: usbhs_regs.h:105
__IO uint32_t m31_phy_noncry_en
Definition: usbhs_regs.h:143
__IO uint32_t fifo2
Definition: usbhs_regs.h:116
__IO uint8_t raminfo
Definition: usbhs_regs.h:134
__IO uint16_t outmaxp
Definition: usbhs_regs.h:106
__IO uint16_t intrinen
Definition: usbhs_regs.h:93
__IO uint8_t epinfo
Definition: usbhs_regs.h:133
__IO uint32_t mxm_int_en
Definition: usbhs_regs.h:155
__IO uint32_t m31_phy_noncry_rstb
Definition: usbhs_regs.h:142
__IO uint32_t fifo9
Definition: usbhs_regs.h:123
__IO uint16_t frame
Definition: usbhs_regs.h:97
__IO uint16_t inmaxp
Definition: usbhs_regs.h:100
__IO uint32_t fifo15
Definition: usbhs_regs.h:129
__IO uint32_t fifo11
Definition: usbhs_regs.h:125
__IO uint32_t fifo13
Definition: usbhs_regs.h:127
__IO uint32_t fifo6
Definition: usbhs_regs.h:120
__IO uint16_t introuten
Definition: usbhs_regs.h:94
__IO uint32_t fifo14
Definition: usbhs_regs.h:128
__IO uint8_t earlydma
Definition: usbhs_regs.h:136
__IO uint8_t csr0
Definition: usbhs_regs.h:102
__IO uint32_t fifo8
Definition: usbhs_regs.h:122
__IO uint32_t fifo7
Definition: usbhs_regs.h:121