![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
SDIO Protection Register.
#define MXC_F_RPU_SDIO_CRYPTOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_CRYPTOACNR_POS)) |
SDIO_CRYPTOACNR Mask
#define MXC_F_RPU_SDIO_CRYPTOACNR_POS 14 |
SDIO_CRYPTOACNR Position
#define MXC_F_RPU_SDIO_CRYPTOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_CRYPTOACNW_POS)) |
SDIO_CRYPTOACNW Mask
#define MXC_F_RPU_SDIO_CRYPTOACNW_POS 15 |
SDIO_CRYPTOACNW Position
#define MXC_F_RPU_SDIO_DMA0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_DMA0ACNR_POS)) |
SDIO_DMA0ACNR Mask
#define MXC_F_RPU_SDIO_DMA0ACNR_POS 0 |
SDIO_DMA0ACNR Position
#define MXC_F_RPU_SDIO_DMA0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_DMA0ACNW_POS)) |
SDIO_DMA0ACNW Mask
#define MXC_F_RPU_SDIO_DMA0ACNW_POS 1 |
SDIO_DMA0ACNW Position
#define MXC_F_RPU_SDIO_DMA1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_DMA1ACNR_POS)) |
SDIO_DMA1ACNR Mask
#define MXC_F_RPU_SDIO_DMA1ACNR_POS 2 |
SDIO_DMA1ACNR Position
#define MXC_F_RPU_SDIO_DMA1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_DMA1ACNW_POS)) |
SDIO_DMA1ACNW Mask
#define MXC_F_RPU_SDIO_DMA1ACNW_POS 3 |
SDIO_DMA1ACNW Position
#define MXC_F_RPU_SDIO_SDIOACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDIOACNR_POS)) |
SDIO_SDIOACNR Mask
#define MXC_F_RPU_SDIO_SDIOACNR_POS 16 |
SDIO_SDIOACNR Position
#define MXC_F_RPU_SDIO_SDIOACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDIOACNW_POS)) |
SDIO_SDIOACNW Mask
#define MXC_F_RPU_SDIO_SDIOACNW_POS 17 |
SDIO_SDIOACNW Position
#define MXC_F_RPU_SDIO_SDMADACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDMADACNR_POS)) |
SDIO_SDMADACNR Mask
#define MXC_F_RPU_SDIO_SDMADACNR_POS 10 |
SDIO_SDMADACNR Position
#define MXC_F_RPU_SDIO_SDMADACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDMADACNW_POS)) |
SDIO_SDMADACNW Mask
#define MXC_F_RPU_SDIO_SDMADACNW_POS 11 |
SDIO_SDMADACNW Position
#define MXC_F_RPU_SDIO_SDMAIACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDMAIACNR_POS)) |
SDIO_SDMAIACNR Mask
#define MXC_F_RPU_SDIO_SDMAIACNR_POS 12 |
SDIO_SDMAIACNR Position
#define MXC_F_RPU_SDIO_SDMAIACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SDMAIACNW_POS)) |
SDIO_SDMAIACNW Mask
#define MXC_F_RPU_SDIO_SDMAIACNW_POS 13 |
SDIO_SDMAIACNW Position
#define MXC_F_RPU_SDIO_SYS0ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SYS0ACNR_POS)) |
SDIO_SYS0ACNR Mask
#define MXC_F_RPU_SDIO_SYS0ACNR_POS 6 |
SDIO_SYS0ACNR Position
#define MXC_F_RPU_SDIO_SYS0ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SYS0ACNW_POS)) |
SDIO_SYS0ACNW Mask
#define MXC_F_RPU_SDIO_SYS0ACNW_POS 7 |
SDIO_SYS0ACNW Position
#define MXC_F_RPU_SDIO_SYS1ACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SYS1ACNR_POS)) |
SDIO_SYS1ACNR Mask
#define MXC_F_RPU_SDIO_SYS1ACNR_POS 8 |
SDIO_SYS1ACNR Position
#define MXC_F_RPU_SDIO_SYS1ACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_SYS1ACNW_POS)) |
SDIO_SYS1ACNW Mask
#define MXC_F_RPU_SDIO_SYS1ACNW_POS 9 |
SDIO_SYS1ACNW Position
#define MXC_F_RPU_SDIO_USBACNR ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_USBACNR_POS)) |
SDIO_USBACNR Mask
#define MXC_F_RPU_SDIO_USBACNR_POS 4 |
SDIO_USBACNR Position
#define MXC_F_RPU_SDIO_USBACNW ((uint32_t)(0x1UL << MXC_F_RPU_SDIO_USBACNW_POS)) |
SDIO_USBACNW Mask
#define MXC_F_RPU_SDIO_USBACNW_POS 5 |
SDIO_USBACNW Position