![]() |
MAX32665 Peripheral Driver API
Peripheral Driver API for the MAX32665
|
Macros | |
#define | MXC_F_I2C_MSTR_MODE_START_POS 0 |
#define | MXC_F_I2C_MSTR_MODE_START ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_START_POS)) |
#define | MXC_F_I2C_MSTR_MODE_RESTART_POS 1 |
#define | MXC_F_I2C_MSTR_MODE_RESTART ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_RESTART_POS)) |
#define | MXC_F_I2C_MSTR_MODE_STOP_POS 2 |
#define | MXC_F_I2C_MSTR_MODE_STOP ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_STOP_POS)) |
#define | MXC_F_I2C_MSTR_MODE_SEA_POS 7 |
#define | MXC_F_I2C_MSTR_MODE_SEA ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_SEA_POS)) |
#define | MXC_F_I2C_MSTR_MODE_MCODE_POS 8 |
#define | MXC_F_I2C_MSTR_MODE_MCODE ((uint32_t)(0x7UL << MXC_F_I2C_MSTR_MODE_MCODE_POS)) |
#define | MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP_POS 11 |
#define | MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP_POS)) |
Master Control Register.
#define MXC_F_I2C_MSTR_MODE_MCODE ((uint32_t)(0x7UL << MXC_F_I2C_MSTR_MODE_MCODE_POS)) |
MSTR_MODE_MCODE Mask
#define MXC_F_I2C_MSTR_MODE_MCODE_POS 8 |
MSTR_MODE_MCODE Position
#define MXC_F_I2C_MSTR_MODE_RESTART ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_RESTART_POS)) |
MSTR_MODE_RESTART Mask
#define MXC_F_I2C_MSTR_MODE_RESTART_POS 1 |
MSTR_MODE_RESTART Position
#define MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP_POS)) |
MSTR_MODE_SCL_SPEED_UP Mask
#define MXC_F_I2C_MSTR_MODE_SCL_SPEED_UP_POS 11 |
MSTR_MODE_SCL_SPEED_UP Position
#define MXC_F_I2C_MSTR_MODE_SEA ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_SEA_POS)) |
MSTR_MODE_SEA Mask
#define MXC_F_I2C_MSTR_MODE_SEA_POS 7 |
MSTR_MODE_SEA Position
#define MXC_F_I2C_MSTR_MODE_START ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_START_POS)) |
MSTR_MODE_START Mask
#define MXC_F_I2C_MSTR_MODE_START_POS 0 |
MSTR_MODE_START Position
#define MXC_F_I2C_MSTR_MODE_STOP ((uint32_t)(0x1UL << MXC_F_I2C_MSTR_MODE_STOP_POS)) |
MSTR_MODE_STOP Mask
#define MXC_F_I2C_MSTR_MODE_STOP_POS 2 |
MSTR_MODE_STOP Position