![]() |
Infineon MOTIX™ MCU TLE988x/9x Device Family SDK
|
Macros | |
#define | ADC1_BASE 0x40000000UL |
#define | ADC2_BASE 0x4804C000UL |
#define | ARVG_BASE 0x48038000UL |
#define | BDRV_BASE 0x4000C000UL |
#define | CACHE_BASE 0x48048000UL |
#define | CANNODE_BASE 0x48010000UL |
#define | CANNODEFD_BASE 0x48010010UL |
#define | CANMSGOBJ0_BASE 0x48010100UL |
#define | CANMSGOBJ1_BASE 0x48010400UL |
#define | CANMSGOBJ2_BASE 0x48010800UL |
#define | CANTRX_BASE 0x4800C000UL |
#define | CCU7_BASE 0x40008000UL |
#define | CPU_BASE 0xE000E000UL |
#define | CSACSC_BASE 0x40010000UL |
#define | DMA_BASE 0x48034000UL |
#define | GPIO_BASE 0x48030000UL |
#define | GPT12_BASE 0x40014000UL |
#define | MEMCTRL_BASE 0x48044000UL |
#define | PLL_BASE 0x48008000UL |
#define | PMU_BASE 0x48000000UL |
#define | SCU_BASE 0x48004000UL |
#define | SDADC_BASE 0x40004000UL |
#define | SSC0_BASE 0x48020000UL |
#define | SSC1_BASE 0x48024000UL |
#define | T20_BASE 0x48028000UL |
#define | T21_BASE 0x4802C000UL |
#define | UART0_BASE 0x48018000UL |
#define | UART1_BASE 0x4801C000UL |
#define ADC1_BASE 0x40000000UL |
#define ADC2_BASE 0x4804C000UL |
#define ARVG_BASE 0x48038000UL |
#define BDRV_BASE 0x4000C000UL |
#define CACHE_BASE 0x48048000UL |
#define CANMSGOBJ0_BASE 0x48010100UL |
#define CANMSGOBJ1_BASE 0x48010400UL |
#define CANMSGOBJ2_BASE 0x48010800UL |
#define CANNODE_BASE 0x48010000UL |
#define CANNODEFD_BASE 0x48010010UL |
#define CANTRX_BASE 0x4800C000UL |
#define CCU7_BASE 0x40008000UL |
#define CPU_BASE 0xE000E000UL |
#define CSACSC_BASE 0x40010000UL |
#define DMA_BASE 0x48034000UL |
#define GPIO_BASE 0x48030000UL |
#define GPT12_BASE 0x40014000UL |
#define MEMCTRL_BASE 0x48044000UL |
#define PLL_BASE 0x48008000UL |
#define PMU_BASE 0x48000000UL |
#define SCU_BASE 0x48004000UL |
#define SDADC_BASE 0x40004000UL |
#define SSC0_BASE 0x48020000UL |
#define SSC1_BASE 0x48024000UL |
#define T20_BASE 0x48028000UL |
#define T21_BASE 0x4802C000UL |
#define UART0_BASE 0x48018000UL |
#define UART1_BASE 0x4801C000UL |