Infineon MOTIX™ MCU TLE985x Device Family SDK
Data Fields

Detailed Description

HS (HS)

#include <tle985x.h>

Data Fields

__IM uint32_t RESERVED
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IOM uint32_t   HS1_EN: 1
 
      __IOM uint32_t   HS1_PWM: 1
 
      __IOM uint32_t   HS1_ON: 1
 
      __IOM uint32_t   HS1_OL_EN: 1
 
      __IM   uint32_t: 4
 
      __IOM uint32_t   HS1_SR_CTRL_SEL: 2
 
      __IOM uint32_t   HS1_OC_SEL: 2
 
   }   bit
 
CTRL
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IM   uint32_t: 5
 
      __IOM uint32_t   HS1_OT_IS: 1
 
      __IOM uint32_t   HS1_OL_IS: 1
 
      __IOM uint32_t   HS1_OC_IS: 1
 
      __IOM uint32_t   HS1_OT_STS: 1
 
      __IOM uint32_t   HS1_OL_STS: 1
 
   }   bit
 
IRQS
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IM   uint32_t: 5
 
      __OM uint32_t   HS1_OT_ISC: 1
 
      __OM uint32_t   HS1_OL_ISC: 1
 
      __OM uint32_t   HS1_OC_ISC: 1
 
      __OM uint32_t   HS1_OT_SC: 1
 
      __OM uint32_t   HS1_OL_SC: 1
 
   }   bit
 
IRQCLR
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IM   uint32_t: 5
 
      __IOM uint32_t   HS1_OT_IEN: 1
 
      __IOM uint32_t   HS1_OL_IEN: 1
 
      __IOM uint32_t   HS1_OC_IEN: 1
 
   }   bit
 
IRQEN
 
__IM uint32_t RESERVED1 [2]
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IOM uint32_t   HS1_OL_BTFILT_SEL: 2
 
      __IM   uint32_t: 6
 
      __IOM uint32_t   HS1_OC_OT_BTFILT_SEL: 2
 
   }   bit
 
TRIM
 
__IM uint32_t RESERVED2
 
union {
   __IOM uint32_t   reg
 
   struct {
      __IM   uint32_t: 3
 
      __IOM uint32_t   HS1_SRC_SEL: 3
 
   }   bit
 
PWMSRCSEL
 

Field Documentation

◆  [1/6]

struct { ... } bit

◆  [2/6]

struct { ... } bit

◆  [3/6]

struct { ... } bit

◆  [4/6]

struct { ... } bit

◆  [5/6]

struct { ... } bit

◆  [6/6]

struct { ... } bit

◆ 

union { ... } CTRL

◆ HS1_EN

__IOM uint32_t HS1_EN

[0..0] High Side 1 Enable

◆ HS1_OC_IEN

__IOM uint32_t HS1_OC_IEN

[7..7] High Side 1 Overcurrent Interrupt Enable

◆ HS1_OC_IS

__IOM uint32_t HS1_OC_IS

[7..7] High Side 1 Overcurrent Interrupt Status

◆ HS1_OC_ISC

__OM uint32_t HS1_OC_ISC

[7..7] High Side 1 Overcurrent Interrupt Status Clear

◆ HS1_OC_OT_BTFILT_SEL

__IOM uint32_t HS1_OC_OT_BTFILT_SEL

[9..8] Blanking Time Filter Select for HS1 overcurrent / overtemperature detection

◆ HS1_OC_SEL

__IOM uint32_t HS1_OC_SEL

[13..12] High Side 1 Overcurrent Threshold Selection

◆ HS1_OL_BTFILT_SEL

__IOM uint32_t HS1_OL_BTFILT_SEL

[1..0] Blanking Time Filter Select for HS1 open Load detection

◆ HS1_OL_EN

__IOM uint32_t HS1_OL_EN

[3..3] High Side 1 Open Load Detection Enable

◆ HS1_OL_IEN

__IOM uint32_t HS1_OL_IEN

[6..6] High Side 1 Open Load Interrupt Enable

◆ HS1_OL_IS

__IOM uint32_t HS1_OL_IS

[6..6] High Side 1 Open Load Interrupt Status

◆ HS1_OL_ISC

__OM uint32_t HS1_OL_ISC

[6..6] High Side 1 Open Load Interrupt Status Clear

◆ HS1_OL_SC

__OM uint32_t HS1_OL_SC

[14..14] High Side 1 Open Load Status Clear

◆ HS1_OL_STS

__IOM uint32_t HS1_OL_STS

[14..14] High Side 1 Open Load Status

◆ HS1_ON

__IOM uint32_t HS1_ON

[2..2] High Side 1 On

◆ HS1_OT_IEN

__IOM uint32_t HS1_OT_IEN

[5..5] High Side 1 Overtemperature Interrupt Enable

◆ HS1_OT_IS

__IOM uint32_t HS1_OT_IS

[5..5] High Side 1 Overtemperature Interrupt Status

◆ HS1_OT_ISC

__OM uint32_t HS1_OT_ISC

[5..5] High Side 1 Overtemperature Interrupt Status Clear

◆ HS1_OT_SC

__OM uint32_t HS1_OT_SC

[13..13] High Side 1 Overtemperature Status Clear

◆ HS1_OT_STS

__IOM uint32_t HS1_OT_STS

[13..13] High Side 1 Overtemperature Status

◆ HS1_PWM

__IOM uint32_t HS1_PWM

[1..1] High Side 1 PWM Enable

◆ HS1_SR_CTRL_SEL

__IOM uint32_t HS1_SR_CTRL_SEL

[9..8] High Side 1 Slew Rate Control select

◆ HS1_SRC_SEL

__IOM uint32_t HS1_SRC_SEL

[5..3] HS1 PWM Source Selection

◆ 

union { ... } IRQCLR

◆ 

union { ... } IRQEN

◆ 

union { ... } IRQS

◆ 

union { ... } PWMSRCSEL

◆ reg

(@ 0x00000004) High Side Driver Control

(@ 0x00000008) High Side Driver Interrupt Status

(@ 0x0000000C) High Side Driver Interrupt Status Clear Register

(@ 0x00000010) High Side Driver Interrupt Enable Register

(@ 0x0000001C) High Side Driver 1 TRIM

(@ 0x00000024) High Side PWM Source Selection Register

◆ RESERVED

__IM uint32_t RESERVED

< (@ 0x40024000) HS Structure

◆ RESERVED1

__IM uint32_t RESERVED1[2]

◆ RESERVED2

__IM uint32_t RESERVED2

◆ 

union { ... } TRIM

◆ uint32_t

__IM uint32_t

The documentation for this struct was generated from the following file: